Dc-link voltage drift compensation in a four level Double-Star Converter using redundant states via phase-shifted PWM strategy

Carlos A. Reusser

Universidad Tecnica Federico Santa Maria, Department of Electronics, 2390123, Valparaiso, Chile

ABSTRACT

The following work introduces the use of the available Redundant switching states introduced by the double star four level converter topology, for its application in a medium voltage variable speed drive under a wide range of operation loads. Redundant switching states are obtained using multi-carrier phase-shifted pulse width modulation (PWM) strategy. The converter performance is evaluated in terms of the dc-voltage drift and the torque ripple on the load side, when compared with a classical level-shifted PWM modulation.

1 Introduction

Modern industrial high demanding processes are commonly based on medium voltage induction machines (MV-IM) AC-drives with Field Oriented Control (FOC) scheme [1]. In this field of applications, voltage source multi-level converters are the dominant topologies used in industry, rather than two-level voltage source converters (2L-VSC), in order to reduce the blocking voltage rating of power switches (semi-conductors) as well as conduction losses; harmonic distortion is also minimized ensuring a low rate of torque ripple [2].

Commonly adopted converter topologies for industrial applications are based on cascade H-Bridge (CHB), neutral point clamped (NPC) and flying capacitor (FC) converters [3][4][5][6]. This configurations can be considered as the today’s industry standard, because they have reached heir technological maturity proven during the past couple of decades in high demanding industrial processes. However, due the fact that variable speed drives operate within a wide range load profile, most of the time at a fraction of their nominal load, multi-level converters have to deal with this fact, operating in their low modulation index region.

Nowadays, level-shifted PWM (LS-PWM) strategy has become a standard as modulation strategy for multi-level converters. However this modulation technique has a poor performance at low modulation indexes, resulting in dc-link voltage unbalance and the consequent torque ripple in the mechanical drive [7].

The recent diversification of the power electronics market, has open a new scenario for medium voltage converter topologies that can compete with today’s industrial standards, improving the disadvantages of classical converter topologies and keeping their advantages (medium voltage capability, low Total Harmonic Distortion (THD) and low semi-conductor stress) [8].

Following this motivation, in this work a double star four level medium voltage converter topology [9] is introduced for its application in medium-voltage AC-drives. However the topology offers many advantages over commonly used industrial standards, it shows the same problem introduced by level-shifted PWM at low modulation index, as reported in [9].

The main contribution of the of the present work, is referred to the use of the redundant switching states available in the double star topology, to deal with the dc-link voltage unbalance, in low modulation index operation. Redundant switching states are synthesized using a phase-shifted PWM (PS-PWM) scheme. The performance of the proposed solution, is analysed via simulation results using an induction machine Filed Oriented Control drive as industrial load.

2 Double Star Multi-level Converter Topology

The double-star converter (DSC) topology is based on a three-level NPC (3L-NPC) configuration, but with the absence of clamping diodes or switches (as in the case of the ANPC) [9]. The converter front-end is arranged
with an 18-pulse diode rectifier, fed from the main grid via a multi-winding zig-zag phase-shifting transformer so that a shifting in -20, 0 and 20 degrees, is achieved. Each diode rectifier is connected to a dc-link capacitor (each level) and are also interconnected in series to each other as presented in Fig. 1.

![Figure 1: Double Star converter topology](image)

The most remarkable features of this topology are:

1. 6 active switches per phase like the three-level Active Neutral Point Clamped converter (3L-ANPC).
2. 4 voltage levels; one more than the 3L-ANPC and using less number of active switches.
3. no need of clamping diodes or switches (ANPC and NPC topologies), isolated DC-sources (Cascaded H-bridge CHB) or flying capacitors.

The absence of clamping devices makes that each capacitor is in a floating condition, respect to ground, such as in a three level Flying Capacitor converter (3L-FC). The converter fundamental cell (per leg) is presented in Fig. 2 and its corresponding allowed switching states are listed in Table 1.

![Figure 2: Fundamental converter cell](image)

### Table 1: Switch stages per leg (fundamental cell)

<table>
<thead>
<tr>
<th>#</th>
<th>S₁</th>
<th>S₂</th>
<th>S₃</th>
<th>vₓN</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1/3v_d</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2/3v_d</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2/3v_d</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1/3v_d</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>v_d</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>v_d</td>
</tr>
</tbody>
</table>

Pulse width modulation techniques for multi-level converters, such as level-shifted PWM (LS-PWM) and phase-shifted PWM (PS-PWM), are based on the use of multiple carriers, as an extension of two-level PWM methods. Level-shifted PWM (LS-PWM) strategy has become a very popular multi-level modulation technique, because it is suitable for any multi-level converter topology and presents low harmonic distortion [10,11]. The corresponding output voltage is synthesized as given in eqs. (1) - (5)

\[ v_{xN} = \frac{1}{3} v_d (S_1 + S_2 + S_3) \quad \forall x \in [a,b,c] \]  

\[ S_1 = \begin{cases} 1 & |u^*_{xN}| \geq |u_{c1}| \\ 0 & |u^*_{xN}| < |u_{c1}| \end{cases} \]  

\[ S_2 = \begin{cases} 1 & |u^*_{xN}| \geq |u_{c2}| \\ 0 & |u^*_{xN}| < |u_{c2}| \end{cases} \]  

\[ S_3 = \begin{cases} 1 & |u^*_{xN}| \geq |u_{c3}| \\ 0 & |u^*_{xN}| < |u_{c3}| \end{cases} \]  

where \( u^*_{xN} \) stands for the voltage reference corresponding to the \( x \) phase, and \( u_{c1}, u_{c2}, u_{c3} \) for the corresponding level-shifted carriers. Each PWM voltage reference corresponds to a min-max optimization strategy, which ensures improvement of the corresponding duty cycles, thus reaching the maximum possible modulation index by including the effect of common mode voltage, as presented in eq. (5)

\[ u^*_{xN} = v^*_{xN} - \frac{1}{2} \left( \min(v^*_{an},v^*_{bn},v^*_{cn}) + \max(v^*_{an},v^*_{bn},v^*_{cn}) \right) \]  

As presented in eqs. (1) - (4) using the LS-PWM scheme only switching states 1, 2, 4, 8 are synthesized, neglecting the extra degrees of freedom that offers the converter topology with the redundant switching states, presented in Table 1. When low modulation index operation is required (for the proposed topology \( m \leq 0.33 \)), because only the lowest voltage levels are being synthesized, a voltage unbalance in the dc-link starts to build-up, thus requiring the implementation of an additional dc-link voltage balance strategy, as reported in [9,12,13].
To deal with the previous described problem, the double star converter extra degrees of freedom can be exploited by implementing a PS-PWM modulation scheme, thus introducing a phase-shifting for the \( k^{th} \) carrier denoted by \( \theta_k \) and given in eq. (6)

\[
\theta_k = (k - 1) \frac{2\pi}{\ell - 1} \quad k \in [1 \ldots \ell - 1]
\]

where \( \ell \) represents the number of voltage levels of the converter. All available switching states shown in Table 1 are then used. Redundant switching states are synthesized, according to eq. (5), introducing redundant switching states to those allowed in the LS-PWM scheme.

\[
S_1 = \begin{cases} 
1 & |u_{x1}^*| \geq |u_{c1}(\theta_1)| \\
0 & |u_{x1}^*| < |u_{c1}(\theta_1)|
\end{cases}
\]

\[
S_2 = \begin{cases} 
1 & |u_{x2}^*| \geq |u_{c2}(\theta_2)| \\
0 & |u_{x2}^*| < |u_{c2}(\theta_2)|
\end{cases}
\]

\[
S_3 = \begin{cases} 
1 & |u_{x3}^*| \geq |u_{c3}(\theta_3)| \\
0 & |u_{x3}^*| < |u_{c3}(\theta_3)|
\end{cases}
\]

PS-PWM scheme ensures that each capacitor will be delivering energy at its corresponding duty cycle, independently of the modulation index, thus reducing the natural voltage unbalance, without the need of an external voltage drift control scheme.

It also has to be noted, that for this particular application in a medium voltage AC-drive, using field oriented control scheme, the modulation strategy has to deal with the dc-link voltage unbalance, without the use of a voltage-drift control, thus the converter voltage references are set by the FOC control scheme, as a function of speed (within a certain load) and flux.

3 Induction machine Field Oriented Control drive

Squirrel cage induction machines (SCIM) are widely used in heavy industrial environments and applications. The three-phase SCIM mathematical model in the natural stator reference frame \( \alpha \beta \) in state variables \( i_s^{(\alpha\beta)}, \psi_r^{(\alpha\beta)}, \omega_r \) in the state space form (10)

\[
\frac{d}{dt} x(t) = f_c (x(t), u(t))
\]

\[
y(t) = g_c (x(t), u(t))
\]

\[
x(t) = [i_s^\alpha, i_s^\beta, \omega_r]^T \quad u(t) = [v_s^\alpha, v_s^\beta]^T
\]

\[
f_c = \begin{bmatrix}
\frac{L_m}{\tau_s} i_s^\alpha + \frac{1}{\tau_s} \psi_r^\alpha + \frac{L_m}{\tau_s} \omega_r \psi_r^\beta + \frac{1}{\tau_s} \omega_r \psi_r^\alpha \\
\frac{1}{\tau_s} i_s^\beta + \frac{L_m}{\tau_s} \psi_r^\beta - \frac{1}{\tau_s} \omega_r \psi_r^\alpha \\
\frac{1}{\tau_s} i_s^\alpha - \frac{1}{\tau_s} \psi_r^\alpha + \omega_r \psi_r^\beta \\
\frac{1}{\tau_s} i_s^\beta - \frac{1}{\tau_s} \psi_r^\beta - \omega_r \psi_r^\alpha \\
3 \frac{p}{2} \frac{L_m}{\tau_s} \psi_r^\beta - \frac{3}{4} \frac{p}{2} \frac{L_m}{\tau_s} \psi_r^\beta
\end{bmatrix}
\]

\[
g_c = [i_s^\alpha, i_s^\beta]^T
\]

Control goals for the induction motor drive can be summarized as the following:

1. Maximum torque per Ampere operation.
2. Control of nominal flux.
3. Control of rotor speed.

![Figure 3: Field Oriented Control scheme with non-linearities compensation](image-url)
The characteristics of FOC, have made this control strategy the most widely used for high demanding industrial applications [11]. Field Oriented Control (FOC) is based in the decoupling of the current space vector into a flux producing current and a torque producing current [14]. This is achieved by rotating the current space vector \( i_{\alpha\beta} \) into a synchronous rotating reference frame \( dq \), which is oriented by the rotor flux linkage space vector. Rotation of the state variables is achieved by means of the rotation matrix \( U \) given in eq. (11)

\[
U = \begin{bmatrix}
\cos \theta_k & \sin \theta_k \\
-\sin \theta_k & \cos \theta_k
\end{bmatrix}
\]

(11)

The dynamics in the \( dq \) synchronous reference frame are obtained by applying eq. (11) to eq. (10). State variables \( \psi_r^{(dq)} \) and \( i_s^{(dq)} \) can then be obtained as in (12), (13).

\[
\psi_r^{(dq)} = U \cdot \psi_r^{(\alpha\beta)}
\]

(12)

\[
i_s^{(dq)} = U \cdot i_s^{(\alpha\beta)}
\]

(13)

The implementation of the IM FOC control scheme is shown in Fig. 3. Compensation of non-linearities was achieved by including feed-forward compensation for the \( dq \) control loop PI controllers.

4 Simulation Results

Dc-link voltage stability performance simulation results, for the double-star converter, are presented for an industrial application consisting in a field oriented controlled induction machine industrial drive, under variable load and speed conditions.

Constant load and variable speed operation results are presented in Fig. 4. Simulations include the initial system speed start-up from 0 to 0.5 \( [pu] \) of rated speed in (1) and a speed step-up from 0.5 to 1.0 \( [pu] \) of rated speed in (2) under a linear torque characteristic such as \( T_L = k \omega_r \).

As shown in Fig. 4 during the speed start-up at (1) using LS-PWM strategy the Upper and Middle capacitor voltages raise, because of the floating condition of ground, meanwhile the Lower capacitor voltage drops due the fact that only the lowest voltage level is being used and all energy is drawn only from this capacitor. On the other hand, when implementing PS-PWM scheme, there is no voltage drift. During the speed step-up at (2) implementing LS-PWM the initial observed voltage drift increases, symmetrical from each other. With PS-PWM there is a natural voltage drop in all levels with a small voltage drift but only in the Lower capacitor.

Results for variable load and constant speed operation are shown in Fig. 5. They include the performance

Figure 4: Simulation results for constant load-variable speed operation: (a) dc-link voltages using LS-PWM modulation (b) dc-link voltages using PS-PWM modulation

Figure 5: Simulation results for load impact under constant speed operation: (a) dc-link voltages using LS-PWM modulation (b) dc-link voltages using PS-PWM modulation
of dc-link capacitors voltages and the line-line output voltage, for the following operational conditions: initial speed-up transient under no-load condition, a first load impact of 0.6 [pu] at 1 and a second load impact of 1.0 [pu] of rated load at instant 2.

An evaluation of the actual benefits of PS-PWM strategy for this particular application in the DSC, can be made by comparing the capacitors dc-voltage drift and the output current THD, for both LS-PWM and PS-PWM strategies. These results are shown in Fig. 6 and in Fig. 7 respectively.

![Figure 6: Total dc voltage drift](image)

The dc-link voltage drift is shown, for variable speed, constant load operation shown in Fig. 6(a) and in constant speed, variable load operation as presented in Fig. 6(b); in both cases, PS-PWM generates a lower voltage drift as with LS-PWM (it has to be noted that no voltage-drift control is implemented).

![Figure 7: Line current Total Harmonic Distortion (THD), in per unit [pu]](image)

In Figs. 7(a) and (b) the output currents THD performance is shown, for constant speed and constant load operation conditions, using both, LS-PWM and PS-PWM strategies. On each case the PS-PWM strategy presents a lower THD index.

The harmonic content of the output currents, has a directly impact on the electrical torque developed by the induction machine, due the fact that the electromagnetic torque is a function of the stator currents and the rotor flux linkage space vectors.

In Fig. 8, the results for the $i_d$ $i_q$ current control loop, and the developed torque performance are presented. As shown in Fig. 8(a) and (d) the $i_d$ $i_q$ current control loop (inner control loop) exhibits a good performance either using level shifted or phase shifted PWM. However, results for the electromechanical torque developed by the induction machine, when using LS-PWM strategy, shown in Fig. 8(b) and (c), exhibit a more scattered harmonic pattern, with higher order frequency components, compared to the results obtained with the PS-PWM strategy, discussed previously.

As shown in Fig. 4 and Fig. 5 PS-PWM modulation strategy offers a better performance during the initial speed-up transition (low modulation index operation region), in terms of dc-link undershoot and voltage unbalance, when compared with LS-PWM modulation. Moreover, DC-link voltages show less voltage unbalance between each capacitor, resulting in lower THD for the output currents, as presented in Fig. 7.

Output currents with lower harmonic distortion, ensures low electrical torque ripple, as shown in Fig. 8(c), so the torque harmonics are concentrated in the low frequency range, as presented in Fig. 8(f), while, on the other hand, LS-PWM shows a very distributed torque harmonic profile, with high order frequencies, which can be a source of mechanical stresses.

5 Conclusions

In the present work a double-star converter application for a medium voltage induction motor drive under variable speed and load operation has been presented. The particular characteristics of the double-star topology, enables this multi-level voltage source converter to use the extra degrees of freedom, by synthesizing the redundant switching states via the phase-shifting PWM strategy.

The use of redundant switching states also improves the natural voltage-drift between the dc-link capacitors, due to its floating condition, resulting output currents with low harmonic content. Moreover, the developed torque shows a more symmetrical harmonic distribution, concentrated in the low frequency range, compensating the torque ripple, and thus preventing mechanical stresses on the output shaft. These characteristics make the double-star converter topology using PS-PWM modulation strategy, suitable for medium voltage drive applications.

The converter advantages for its application in medium voltage AC-drives, over classical medium-voltage voltage-source converters topologies, are based in the simplicity of its topology (no flying capacitors and clamping devices are required) and to fact that redundant switching states are available via conventional pulse-width modulation methods, reducing harmful high order torque harmonics.

Conflict of Interest The authors declare no conflict of interest.

Acknowledgment The author also wish to thank the financial support from the Chilean Found for Human Resource Development (CONICYT) through its Ph.D. scholarships (CONICYT/21130448).
Figure 8: Simulation results under constant speed - variable load: (a) $i_d, i_q$ currents using LS-PWM modulation (b) electric torque using LS-PWM modulation (c) torque harmonic profile using LS-PWM modulation (d) $i_d, i_q$ currents using PS-PWM modulation (e) electric torque using PS-PWM modulation (f) torque harmonic profile using PS-PWM modulation

References