S. M. Harb and W. R. Eisenstadt "On-Chip Testing Schemes of Through-Silicon-Vias (TSVs) in 3D Stacked ICs", Advances in Science, Technology and Engineering Systems Journal, vol. 2, no. 3, pp. 1260–1265, 2017, doi: 10.25046/aj0203159.