S. Daphni and K. S. V. Grace "Design and Analysis of 32-bit Parallel Prefix Adders for Low Power VLSI Applications", Advances in Science, Technology and Engineering Systems Journal, vol. 4, no. 2, pp. 102–106, 2019, doi: 10.25046/aj040213.