@article{Valente2019,
  author = {Giacomo Valente and Paolo Giammatteo and Vittoriano Muttillo and Luigi Pomante and Tania Di Mascio},
  title = {A Lightweight, Hardware-Based Support for Isolation in Mixed-Criticality Network-on-Chip Architectures},
  journal = {Advances in Science, Technology and Engineering Systems Journal},
  year = {2019},
  volume = {4},
  number = {4},
  pages = {561–573},
  doi = {10.25046/aj040467},
  url = {https://www.astesj.com/v04/i04/p67/},
  language = {en},
  publisher = {ASTES Publishers},
  abstract = {<p style="text-align: justify;">Spatial and temporal isolation is a crucial issue in embedded systems executing multiple tasks with several levels of criticality. This is considerably significant in the context of multi-processor (or multi-core) embedded systems running multiple mixed-criticality applications in parallel. This work deals with the issue of isolation of different application classes on Network on Chip (NoC) architectures and proposes a lightweight hardware mechanism able to support mixed-criticality requirements and specifically designed to be introduced into existing network interfaces. This mechanism supports the execution of different and contemporary applications with several criticality levels by supervising the messages exchange among network nodes, with the introduction of limited hardware and software overhead on the monitored network. The proposed solution is described and evaluated by means of logical simulations and an implementation on reconfigurable logic, using a reference NoC architecture with mesh topology. Scalability of the proposed approach is also discussed and evaluated by means of network simulations. Results show an area occupation less than 1% in a 3×3 mesh NoC, and a good scalability of the proposed mechanism in an 8×8 mesh network, indicating it as a valid lightweight solution able to enforce isolation in NoCs.</p>},
  keywords = {Network on Chip, Isolation, Mixed-Criticality, Hardware Support}
}