TY - JOUR AU - Giacomo Valente AU - Paolo Giammatteo AU - Vittoriano Muttillo AU - Luigi Pomante AU - Tania Di Mascio TI - A Lightweight, Hardware-Based Support for Isolation in Mixed-Criticality Network-on-Chip Architectures JO - Advances in Science, Technology and Engineering Systems Journal PY - 2019 VL - 4 IS - 4 SP - 561 EP - 573 DO - 10.25046/aj040467 UR - https://www.astesj.com/v04/i04/p67/ L1 - https://www.astesj.com/?sdm_process_download=1&download_id=6406 AB -

Spatial and temporal isolation is a crucial issue in embedded systems executing multiple tasks with several levels of criticality. This is considerably significant in the context of multi-processor (or multi-core) embedded systems running multiple mixed-criticality applications in parallel. This work deals with the issue of isolation of different application classes on Network on Chip (NoC) architectures and proposes a lightweight hardware mechanism able to support mixed-criticality requirements and specifically designed to be introduced into existing network interfaces. This mechanism supports the execution of different and contemporary applications with several criticality levels by supervising the messages exchange among network nodes, with the introduction of limited hardware and software overhead on the monitored network. The proposed solution is described and evaluated by means of logical simulations and an implementation on reconfigurable logic, using a reference NoC architecture with mesh topology. Scalability of the proposed approach is also discussed and evaluated by means of network simulations. Results show an area occupation less than 1% in a 3×3 mesh NoC, and a good scalability of the proposed mechanism in an 8×8 mesh network, indicating it as a valid lightweight solution able to enforce isolation in NoCs.

KW - Network on Chip KW - Isolation KW - Mixed-Criticality KW - Hardware Support ER -