Search Results

Results (3)

Search Parameters:

Author/Affiliation: Saroja V Siddamal
Order results
Results per page
Open AccessArticle
7 Pages, 1,046 KB Download PDF

Design and Implementation of DFT Technique to Verify LBIST at RTL Level

Advances in Science, Technology and Engineering Systems Journal, Volume 5, Issue 6, Page # 937–943, 2020; DOI: 10.25046/aj0506111
Abstract:

According to IEC 61805 and ISO 26262 standards requirement inclusion of LBIST (Logic Built in Self-Test) became mandatory to achieve safety critical application such as automotive field. In such systems, once device is switched ON LBIST (Logic Built in Self-Test) is activated and testing of digital logic is performed. After safety subsystem says that the…

Read More
(This article belongs to the SP9 (Special Issue on Multidisciplinary Innovation in Engineering Science & Technology 2020) & Section Electronic Engineering (EEE))
Open AccessArticle
6 Pages, 529 KB Download PDF

VLSI Architecture for OMP to Reconstruct Compressive Sensing Image

Advances in Science, Technology and Engineering Systems Journal, Volume 5, Issue 5, Page # 1050–1055, 2020; DOI: 10.25046/aj0505129
Abstract:

A real-time embedded system requires plenty of measurements to fallow the Nyquist criteria. The hardware built for such a large number of measurements, is facing the challenges like storage and transmission rate. Practically it is very much complex to build such costly hardware. Compressive Sensing (CS) will be a future alternate technique for the Nyquist…

Read More
(This article belongs to the SP9 (Special Issue on Multidisciplinary Innovation in Engineering Science & Technology 2020) & Section Electronic Engineering (EEE))
Open AccessArticle
10 Pages, 1,543 KB Download PDF

Design and Implementation of Quad-Site Testing on FPGA Platform

Advances in Science, Technology and Engineering Systems Journal, Volume 5, Issue 5, Page # 789–798, 2020; DOI: 10.25046/aj050596
Abstract:

As manufacturing efficiency has become a main focus of today’s business, it is very critical to surge the throughput by developing different test strategies. With throughput, testing cost also has been recognized as the major challenge in the future of leading semiconductors. Reducing test time is a significant effort to maximize throughput as the complexity…

Read More
(This article belongs to the SP9 (Special Issue on Multidisciplinary Innovation in Engineering Science & Technology 2020) & Section Electronic Engineering (EEE))

Journal Menu

Journal Browser


Special Issues

Special Issue on Digital Frontiers of Entrepreneurship: Integrating AI, Gender Equity, and Sustainable Futures
Guest Editors: Dr. Muhammad Nawaz Tunio, Dr. Aamir Rashid, Dr. Imamuddin Khoso
Deadline: 30 May 2026

Special Issue on Sustainable Technologies for a Resilient Future
Guest Editors: Dr. Debasis Mitra, Dr. Sourav Chattaraj, Dr. Addisu Assefa
Deadline: 30 April 2026